Covered is a Verilog code coverage analysis tool that can be useful for determining how well a diagnostic test suite is covering the design under test.

The goals of this project are to develop new techniques and algorithms for automatic test program generation with the twin aims of increasing coverage of all possible design errors and reducing test application time.